


QUESTION 1.



4 (a)



[3]

(b) (i)

stage	Time Interval								
	1	2	3	4	5	6	7	8	9
Fetch instruction	A	B	C						
Decode instruction		A	B	C					
Execute instruction			A	B	C				
Access operand in memory				A	B	C			
Write result to register					A	B	C		

Completing the As
(1 Mark)

B in column 2,
Row 1 (1 Mark)

Remainder completed
(1 Mark)

[3]

- (ii) With pipelining no of cycles = 7
 Without pipelining no of cycles = $3 * 5 = 15$
 No of cycles saved = 8

[1]

[1]

[1]

QUESTION 2.



Question	Answer																																																																
2(a)	<table><thead><tr><th>Description</th><th>Type of processor</th></tr></thead><tbody><tr><td>It has a simplified set of instructions.</td><td rowspan="2">CISC</td></tr><tr><td>Emphasis is on the hardware rather than the software.</td></tr><tr><td>It makes extensive use of general purpose registers.</td><td rowspan="2">RISC</td></tr><tr><td>Many instruction formats are available.</td></tr></tbody></table> 1 mark for each correct line	Description	Type of processor	It has a simplified set of instructions.	CISC	Emphasis is on the hardware rather than the software.	It makes extensive use of general purpose registers.	RISC	Many instruction formats are available.																																																								
Description	Type of processor																																																																
It has a simplified set of instructions.	CISC																																																																
Emphasis is on the hardware rather than the software.																																																																	
It makes extensive use of general purpose registers.	RISC																																																																
Many instruction formats are available.																																																																	
2(b)(i)	One mark per point – max 2 • Pipelining is instruction level parallelism • Execution (A: processing) of an instruction is split into a number of stages • When first stage for an instruction is completed the first stage of the next instruction can start executing • Another instruction can start executing before the previous one is finished • Processing of a number of instructions can be concurrent / simultaneous	2																																																															
2(b)(ii)	<table><thead><tr><th></th><th colspan="8">Time Interval</th></tr><tr><th>Stage</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th></tr></thead><tbody><tr><td>Fetch instruction</td><td>D</td><td>E</td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Read registers and decode instruction</td><td></td><td>D</td><td>E</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Execute instruction</td><td></td><td></td><td>D</td><td>E</td><td></td><td></td><td></td><td></td></tr><tr><td>Access operand in memory</td><td></td><td></td><td></td><td>D</td><td>E</td><td></td><td></td><td></td></tr><tr><td>Write result to register</td><td></td><td></td><td></td><td></td><td>D</td><td>E</td><td></td><td></td></tr></tbody></table> D at time interval 1 (1) D and E in second row (in that order) (1) Remainder completed correctly (1)		Time Interval								Stage	1	2	3	4	5	6	7	8	Fetch instruction	D	E							Read registers and decode instruction		D	E						Execute instruction			D	E					Access operand in memory				D	E				Write result to register					D	E			3
	Time Interval																																																																
Stage	1	2	3	4	5	6	7	8																																																									
Fetch instruction	D	E																																																															
Read registers and decode instruction		D	E																																																														
Execute instruction			D	E																																																													
Access operand in memory				D	E																																																												
Write result to register					D	E																																																											



Question	Answer	
2(c)(i)	Two from: • The result of the first addition is not stored in (register) r3 (1) • Before the next instruction needs to load value from r3 (1) • There is a data dependency issue (1) • r3 is being fetched and stored on the same clock pulse (1)	
2(c)(ii)	The third instruction is not dependent on the first two, therefore, instruction 2 and 3 need to be swapped	1

Question	Answer	Marks																																																																					
5(a)	1 mark per bullet point to max 4: • RISC has fewer instructions // CISC has more instructions • RISC has many registers // CISC has few registers • RISCs instructions are simpler // CISC’s instructions are more complex • RISC has a few instruction formats // CISC has many instruction formats • RISC usually uses single-cycle instructions // CISC uses multi-cycle instructions • RISC uses fixed-length instructions // CISC uses variable-length instructions • RISC has better pipelineability // CISC has poorer pipelineability • RISC requires less complex circuits // CISC requires more complex circuits • RISC has fewer addressing modes // CISC has more addressing modes • RISC makes more use of RAM // CISC makes more use of cache/less use of RAM • RISC has a hard-wired control unit // CISC has a programmable control unit • RISC only uses load and store instructions to address memory // CISC has many types of instructions to address memory	4																																																																					
5(b)(i)	1 mark per bullet point: • Completing the As correctly • B in column 2, row 1 no other Bs in row 1 • Remainder correctly completed <table><tr><th rowspan="2">Stage</th><th colspan="9">Time interval</th></tr><tr><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th></tr><tr><td>Fetch instruction</td><td>A</td><td>B</td><td>C</td><td>D</td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Decode instruction</td><td></td><td>A</td><td>B</td><td>C</td><td>D</td><td></td><td></td><td></td><td></td></tr><tr><td>Execute instruction</td><td></td><td></td><td>A</td><td>B</td><td>C</td><td>D</td><td></td><td></td><td></td></tr><tr><td>Access operand in memory</td><td></td><td></td><td></td><td>A</td><td>B</td><td>C</td><td>D</td><td></td><td></td></tr><tr><td>Write result to register</td><td></td><td></td><td></td><td></td><td>A</td><td>B</td><td>C</td><td>D</td><td></td></tr></table>	Stage	Time interval									1	2	3	4	5	6	7	8	9	Fetch instruction	A	B	C	D						Decode instruction		A	B	C	D					Execute instruction			A	B	C	D				Access operand in memory				A	B	C	D			Write result to register					A	B	C	D		3
Stage	Time interval																																																																						
	1	2	3	4	5	6	7	8	9																																																														
Fetch instruction	A	B	C	D																																																																			
Decode instruction		A	B	C	D																																																																		
Execute instruction			A	B	C	D																																																																	
Access operand in memory				A	B	C	D																																																																
Write result to register					A	B	C	D																																																															

PUBLISHED

Question	Answer	Marks																							
5(b)(ii)	1 mark per bullet point: • Correct number of cycles for pipelining 8 • Correct number of cycles without pipelining $4 \times 5 = 20$ • No of cycles saved $20 - 8 = 12$	3																							
5(c)	1 mark for each row <table><tr><th rowspan="2">Statement</th><th colspan="3">Architecture</th></tr><tr><th>SIMD</th><th>MIMD</th><th>SISD</th></tr><tr><td>Each processor executes a different instruction</td><td></td><td>✓</td><td></td></tr><tr><td>There is only one processor</td><td></td><td></td><td>✓</td></tr><tr><td>Each processor executes the same instruction input using data available in the dedicated memory</td><td>✓</td><td></td><td></td></tr><tr><td>Each processor typically has its own partition within a shared memory</td><td></td><td>✓</td><td></td></tr></table>	Statement	Architecture			SIMD	MIMD	SISD	Each processor executes a different instruction		✓		There is only one processor			✓	Each processor executes the same instruction input using data available in the dedicated memory	✓			Each processor typically has its own partition within a shared memory		✓		4
Statement	Architecture																								
	SIMD	MIMD	SISD																						
Each processor executes a different instruction		✓																							
There is only one processor			✓																						
Each processor executes the same instruction input using data available in the dedicated memory	✓																								
Each processor typically has its own partition within a shared memory		✓																							

QUESTION 4.



Question	Answer																							
7(a)	1 mark for 2/3 rows correct 2 marks for 4/5 rows correct 3 marks for 6 correct rows <table><thead><tr><th>Statement</th><th>RISC</th><th>CISC</th></tr></thead><tbody><tr><td>Larger instruction set</td><td></td><td>✓</td></tr><tr><td>Variable length instructions</td><td></td><td>✓</td></tr><tr><td>Smaller number of instruction formats</td><td>✓</td><td></td></tr><tr><td>Pipelining is easier</td><td>✓</td><td></td></tr><tr><td>Microprogrammed control unit</td><td></td><td>✓</td></tr><tr><td>Multi-cycle instructions</td><td></td><td>✓</td></tr></tbody></table>			Statement	RISC	CISC	Larger instruction set		✓	Variable length instructions		✓	Smaller number of instruction formats	✓		Pipelining is easier	✓		Microprogrammed control unit		✓	Multi-cycle instructions		✓
Statement	RISC	CISC																						
Larger instruction set		✓																						
Variable length instructions		✓																						
Smaller number of instruction formats	✓																							
Pipelining is easier	✓																							
Microprogrammed control unit		✓																						
Multi-cycle instructions		✓																						
7(b)(i)	1 mark per bullet point - SISD // Single instruction single data - SIMD // Single instruction multiple data - MISD // Multiple instruction single data - MIMD // Multiple instruction multiple data		4																					
7(b)(ii)	1 mark per bullet point (max 3) Large number of processors ... working collaboratively on the same program ... working together simultaneously on the same program ... communicating via a messaging interface		3																					